

US009425190B2

(12) United States Patent

Luthra et al.

(54) TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE

(71) Applicant: Micron Technology, Inc., Boise, ID

(US)

(72) Inventors: **Yogesh Luthra**, San Jose, CA (US); **Serguei Okhonin**, Lausanne (CH);

Mikhail Nagoga, Lausanne (CH)

(73) Assignee: MICRON TECHNOLOGY, INC.,

Boise, ID (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

0.5.c. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 14/503,784

(22) Filed: Oct. 1, 2014

(65) Prior Publication Data

US 2015/0054133 A1 Feb. 26, 2015

Related U.S. Application Data

- (63) Continuation of application No. 13/964,927, filed on Aug. 12, 2013, now Pat. No. 8,861,247, which is a continuation of application No. 12/768,322, filed on Apr. 27, 2010, now Pat. No. 8,508,970.
- (60) Provisional application No. 61/173,014, filed on Apr. 27, 2009.
- (51) Int. Cl. G11C 16/10 (2006.01) H01L 27/06 (2006.01) (Continued)
- (52) U.S. CI. CPC *H01L 27/0664* (2013.01); *G11C 5/025* (2013.01); *G11C 5/06* (2013.01);

(Continued)

(10) Patent No.: US 9.425.190 B2

(45) **Date of Patent:** *Aug. 23, 2016

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

3,439,214 A 4/1969 Kabell 3,997,799 A 12/1976 Baker (Continued)

FOREIGN PATENT DOCUMENTS

CA 272437 A 7/1927 EP 030856 A1 6/1981 (Continued) OTHER PUBLICATIONS

Arimoto et al., A Configurable Enhanced T2RAM Macro for System-Level Power Management Unified Memory, 2006, VLSI Symposium, 2 pages.

(Continued)


Primary Examiner — Michael Tran

(74) Attorney, Agent, or Firm — Wilmer Cutler Pickering Hale and Dorr LLP

(57) ABSTRACT

Techniques for providing a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for biasing a direct injection semiconductor memory device. The method may comprise applying a first voltage potential to a first N-doped region via a bit line and applying a second voltage potential to a second N-doped region via a source line. The method may also comprise applying a third voltage potential to a word line, wherein the word line is spaced apart from and capacitively coupled to a body region that is electrically floating and disposed between the first N-doped region and the second N-doped region. The method may further comprise applying a fourth voltage potential to a P-type substrate via a carrier injection line.

20 Claims, 17 Drawing Sheets



US 9,425,190 B2 Page 2

(54)			24000	
(51) Int. Cl.		5,886,376 A		Acovic et al.
G11C 5/02	(2006.01)	5,886,385 A	3/1999	Arisumi et al.
G11C 5/06	(2006.01)	5,897,351 A	4/1999	
		5,929,479 A		Oyama
G11C 8/08	(2006.01)	5,930,648 A	7/1999	Yang
G11C 8/10	(2006.01)	5,936,265 A	8/1999	
G11C 11/4074	(2006.01)	5,939,745 A		Park et al.
G11C 11/4094	(2006.01)	5,943,258 A		Houston et al.
		5,943,581 A	8/1999	Lu et al.
G11C 7/00	(2006.01)	5,960,265 A	9/1999	Acovic et al.
H01L 29/73	(2006.01)	5,963,473 A		Norman
H01L 29/732	(2006.01)	5,968,840 A		Park et al.
	(2000.01)	5,977,578 A	11/1999	
(52) U.S. Cl.		5,982,003 A		Hu et al.
CPC <i>G11</i>	<i>C 5/063</i> (2013.01); <i>G11C 7/00</i>	5,986,914 A		McClure
(2013.01); GL	6,018,172 A		Hidaka et al.	
(2013.01);	6,048,756 A		Lee et al.	
	3.01); <i>H01L 29/732</i> (2013.01);	6,081,443 A		Morishita et al.
`		6,096,598 A		Furukawa et al.
H01L 29//3	02 (2013.01); G11C 2211/4016	6,097,056 A		Hsu et al.
	(2013.01)	6,097,624 A		Chung et al.
		6,111,778 A		MacDonald et al.
(56) Refere	nces Cited	6,121,077 A		Hu et al.
		6,133,597 A		Li et al.
U.S. PATENT	Γ DOCUMENTS	6,157,216 A		Lattimore et al.
		6,171,923 B1		Chi et al.
4,032,947 A 6/1977	Kesel et al.	6,177,300 B1		Houston et al.
-,,	Sasaki et al.	6,177,698 B1		Gruening et al.
	Sasaki et al.	6,177,708 B1		Kuang et al.
	Hamano et al.	6,214,694 B1		Leobandung et al.
	Sasaki	6,222,217 B1		Kunikiyo
	Sasaki et al.	6,225,158 B1		Furukawa et al.
	McElroy	6,229,161 B1		Nemati et al.
	Takemae	6,245,613 B1		Hsu et al.
, ,	Busch et al.	6,252,281 B1		Yamamoto et al.
	Auberton-Herve et al.	6,255,166 B1		Ogura et al.
	Hieda et al.	6,262,935 B1		Parris et al.
· · · · · · · · · · · · · · · · · · ·	Fifield et al.	6,292,424 B1		Ohsawa
	Matloubian	6,297,090 B1	10/2001	
5,164,805 A 11/1992		6,300,649 B1		Hu et al. Davari et al.
	Nitayama et al.	6,333,532 B1		
	Okazawa et al.	6,333,866 B1	12/2001	Adkisson et al.
	Lin et al.	6,350,653 B1		Ohsawa
	Harari et al.	6,351,426 B1		Lu et al.
	Matsukawa et al.	6,359,802 B1 6,384,445 B1		Hidaka et al.
5,355,330 A 10/1994	Hisamoto et al.	6,391,658 B1		Gates et al.
5,388,068 A 2/1995	Ghoshal et al.	6,399,441 B1		Ogura et al.
5,397,726 A 3/1995	Bergemont	6,403,435 B1		Kang et al.
5,432,730 A 7/1995	Shubat et al.	6,421,269 B1		Somasekhar et al.
	Acovic et al.	6,424,011 B1		Assaderaghi et al.
	Hu et al.	6,424,016 B1		Houston
	Hsieh et al.	6,429,477 B1		Mandelman et al.
5,489,792 A 2/1996	Hu et al.	6,432,769 B1		Fukuda et al.
	Hayashi et al.	6,440,872 B1		Mandelman et al.
	Katoozi	6,441,435 B1	8/2002	
	Yiu et al.	6,441,436 B1		Wu et al.
	Hsieh et al.	6,466,511 B2		Fujita et al.
	Schwartz	6,479,862 B1	11/2002	King et al.
	Brahmbhatt	6,480,407 B1	11/2002	Keeth
	Rajeevakumar	6,492,211 B1		Divakaruni et al.
	Bronner et al.	6,518,105 B1		Yang et al.
	Kalnitsky Alsmeier et al.	6,531,754 B1		Nagano et al.
	Park et al.	6,537,871 B2		Forbes et al.
		6,538,916 B2		Ohsawa
5,656,838 A * 8/1997	Shinmori	6,544,837 B1		Divakauni et al.
5,659,504 A 8/1997	Bude et al.	6,548,848 B2		Horiguchi et al.
	Hazani	6,549,450 B1		Hsu et al.
	Hartmann	6,552,398 B2		Hsu et al.
	Tanigawa	6,552,932 B1		Cernea
	Hung et al.	6,556,477 B2		Hsu et al.
	Hsieh et al.	6,560,142 B1	5/2003	
	Aipperspach et al.	6,563,733 B2		Chang et al.
	Wu et al.	6,566,177 B1		Radens et al.
	Assaderaghi et al.	6,567,330 B2	5/2003	Fujita et al.
	Lee et al.	6,573,566 B2	6/2003	Ker et al.
5,811,283 A 9/1998		6,574,135 B1		Komatsuzaki
5,847,411 A 12/1998		6,590,258 B2		Divakauni et al.
	Morishita et al.	6,590,259 B2		Adkisson et al.
, .,		, , ,		100 mm -

US 9,425,190 B2 Page 3

(56)	Referer	nces Cited	2002/0076880 A1		Yamada et al.
U.S	S. PATENT	DOCUMENTS	2002/0086463 A1 2002/0089038 A1	7/2002	Houston et al. Ning
			2002/0098643 A1		Kawanaka et al.
6,597,047 B2		Arai et al.	2002/0110018 A1 2002/0114191 A1		Ohsawa Iwata et al.
6,617,651 B2		Ohsawa Ohsawa	2002/0130341 A1		Horiguchi et al.
6,621,725 B2 6,632,723 B2		Watanabe et al.	2002/0160581 A1		Watanabe et al.
6,650,565 B1		Ohsawa	2002/0180069 A1	12/2002	Houston
6,653,175 B1		Nemati et al.	2003/0003608 A1		Arikado et al.
6,686,624 B2			2003/0015757 A1		Ohsawa
6,703,673 B2		Houston	2003/0035324 A1 2003/0042516 A1		Fujita et al. Forbes et al.
6,707,118 B2		Muljono et al.	2003/0042310 A1 2003/0042938 A1		Shvarts
6,714,436 B1 6,721,222 B2		Burnett et al. Somasekhar et al.	2003/0047784 A1		Matsumoto et al.
6,804,149 B2		Ogura et al.	2003/0057487 A1	3/2003	Yamada et al.
6,825,524 B1		Ikehashi et al.	2003/0057490 A1		Nagano et al.
6,861,689 B2		Burnett	2003/0102497 A1		Fried et al.
6,870,225 B2		Bryant et al.	2003/0112659 A1 2003/0123279 A1	7/2003	Ohsawa Aipperspach et al.
6,882,566 B2		Nejad et al.	2003/0123279 A1 2003/0146474 A1		Ker et al.
6,888,770 B2 6,891,225 B2		Ikehashi Horiguchi et al.	2003/0146488 A1		Nagano et al.
6,894,913 B2		Yamauchi	2003/0151112 A1		Yamada et al.
6,897,098 B2		Hareland et al.	2003/0197217 A1*	10/2003	Pascucci G11C 11/5671
6,903,984 B1		Tang et al.	2002/0221521 41	10/2002	257/315
6,909,151 B2		Hareland et al.	2003/0231521 A1 2004/0021137 A1	12/2003	Fazan et al.
6,912,150 B2		Portman et al.	2004/0021179 A1		Lee et al.
6,913,964 B2 6,936,508 B2		Visokay et al.	2004/0029335 A1		Lee et al.
6,969,662 B2		Fazan et al.	2004/0075143 A1	4/2004	Bae et al.
6,975,536 B2		Maayan et al.	2004/0108532 A1	6/2004	
6,982,902 B2		Gogl et al.	2004/0188714 A1		Scheuerlein et al.
6,987,041 B2		Ohkawa	2004/0217420 A1 2004/0233715 A1		Yeo et al. Umezawa
7,030,436 B2 7,037,790 B2		Forbes Chang et al.	2005/0001257 A1		Schloesser et al.
7,041,538 B2		Ieong et al.	2005/0001269 A1		Hayashi et al.
7,042,765 B2		Sibigtroth et al.	2005/0017240 A1	1/2005	Fazan
7,061,806 B2		Tang et al.	2005/0047240 A1		Ikehashi et al.
7,085,153 B2		Ferrant et al.	2005/0062088 A1		Houston Fazan et al.
7,085,156 B2		Ferrant et al.	2005/0063224 A1 2005/0064659 A1	3/2005	
7,170,807 B2 7,177,175 B2		Fazan et al. Fazan et al.	2005/0105342 A1		Tang et al.
7,177,173 B2 7,187,581 B2		Ferrant et al.	2005/0111255 A1	5/2005	Tang et al.
7,230,846 B2		Keshavarzi et al.	2005/0121710 A1	6/2005	
7,233,024 B2		Scheuerlein et al.	2005/0135169 A1		Somasekhar et al.
7,256,459 B2			2005/0141262 A1 2005/0141290 A1		Yamada et al. Tang et al.
7,301,803 B2 7,301,838 B2		Okhonin et al. Waller et al.	2005/0141290 A1 2005/0145886 A1		Keshavarzi et al.
7,317,641 B2		Scheuerlein	2005/0145935 A1	7/2005	Keshavarzi et al.
7,324,387 B1		Bergemont et al.	2005/0167751 A1		Nakajima et al.
7,335,934 B2			2005/0189576 A1		Ohsawa
7,341,904 B2		Willer	2005/0208716 A1 2005/0226070 A1	10/2005	Takaura et al.
7,416,943 B2 7,456,439 B1		Figura et al.	2005/0220070 A1 2005/0232043 A1	10/2005	
7,460,395 B1		Cho et al.	2005/0242396 A1	11/2005	Park et al.
7,477,540 B2		Okhonin et al.	2005/0265107 A1	12/2005	
7,492,632 B2		Carman	2006/0043484 A1		Cabral et al.
7,517,744 B2		Mathew et al.	2006/0084247 A1 2006/0091462 A1	4/2006	Okhonin et al.
7,539,041 B2		Kim et al.	2006/0091402 A1 2006/0098481 A1		Okhonin et al.
7,542,340 B2 7,542,345 B2		Fisch et al. Okhonin et al.	2006/0126374 A1		Waller et al.
7,545,694 B2		Srinivasa Raghavan et al.	2006/0131650 A1		Okhonin et al.
7,606,066 B2	10/2009	Okhonin et al.	2006/0215477 A1		Yano et al.
7,688,629 B2			2006/0223302 A1 2006/0256606 A1	11/2006	Chang et al.
7,696,032 B2		Kim et al.	2007/0008811 A1		Keeth et al.
7,974,127 B2 8,159,875 B2		Chong et al. Bhattacharyya	2007/0023833 A1		Okhonin et al.
8,199,595 B2		Bauser et al.	2007/0045709 A1	3/2007	
8,315,099 B2		Van Buskirk et al.	2007/0058427 A1		Okhonin et al.
8,508,970 B2		Luthra et al.	2007/0064489 A1	3/2007	
2001/0050406 A1		Akita et al.	2007/0085140 A1	4/2007	Oyama et al.
2001/0055859 A1 2002/0030214 A1		Yamada et al. Horiguchi	2007/0091655 A1 2007/0097751 A1		Popoff et al.
2002/0030214 A1 2002/0034855 A1		Horiguchi et al.	2007/0097731 A1 2007/0103975 A1		Li et al.
2002/0036322 A1		Divakauni et al.	2007/0114599 A1		Hshieh
2002/0051378 A1		Ohsawa	2007/0133330 A1		Ohsawa
2002/0064913 A1		Adkisson et al.	2007/0138524 A1		Kim et al.
2002/0070411 A1		Vermandel et al.	2007/0138530 A1		Okhonin
2002/0072155 A1	6/2002	Liu et al.	2007/0187751 A1	8/2007	Hu et al.

(56) References Cited	EP 933820 A1 8/1999
U.S. PATENT DOCUMENTS	EP 951072 A1 10/1999 EP 971360 A1 1/2000
	EP 980101 A2 2/2000
2007/0187775 A1 8/2007 Okhonin et al.	EP 993037 A2 4/2000 EP 1073121 A2 1/2001
2007/0200176 A1 8/2007 Kammler et al. 2007/0252205 A1 11/2007 Hoentschel et al.	EP 1073121 A2 1/2001 EP 1162663 A2 12/2001
2007/0252205 A1 11/2007 Hoentschel et al. 2007/0263466 A1 11/2007 Morishita et al.	EP 1162744 A1 12/2001
2007/0278578 A1 12/2007 Yoshida et al.	EP 1179850 A2 2/2002
2008/0009117 A1* 1/2008 Bhattacharyya H01L 29/792	EP 1180799 A2 2/2002 EP 1191596 A2 3/2002
438/264 2008/0049486 A1 2/2008 Gruening-von Schwerin	EP 1191390 A2 5/2002 EP 1204146 A1 5/2002
2008/0083949 A1 4/2008 Zhu et al.	EP 1204147 A1 5/2002
2008/0099808 A1 5/2008 Burnett et al.	EP 1209747 A2 5/2002
2008/0130379 A1 6/2008 Ohsawa	EP 1233454 A2 8/2002 EP 1237193 A2 9/2002
2008/0133849 A1 6/2008 Deml et al. 2008/0144378 A1 6/2008 Park et al.	EP 1241708 A2 9/2002
2008/0165577 A1 7/2008 Fazan et al.	EP 1253634 A2 10/2002
2008/0251830 A1 10/2008 Higashi et al.	EP 1280205 A2 1/2003 EP 1288955 A2 3/2003
2008/0253179 A1 10/2008 Slesazeck 2008/0258206 A1 10/2008 Hofmann	FR 2197494 A5 3/1974
2009/0021984 A1 1/2009 Wang	GB 1414228 A 11/1975
2009/0086535 A1 4/2009 Ferrant et al.	JP S62-007149 1/1987 JP 62-272561 A 11/1987
2009/0116286 A1 5/2009 Chong et al. 2009/0121269 A1 5/2009 Caillat et al.	JP 62-272561 A 11/1987 JP 02-294076 A 12/1990
2009/0121269 A1 5/2009 Caillat et al. 2009/0127592 A1 5/2009 El-Kareh et al.	JP 03-171768 A 7/1991
2009/0201723 A1 8/2009 Okhonin et al.	JP H04-176163 U 6/1992
2010/0046290 A1 2/2010 Park et al.	JP 04-239177 A 8/1992 JP 05-347419 A 12/1993
2010/0085813 A1 4/2010 Shino 2010/0091586 A1 4/2010 Carman	JP 08-213624 A 8/1996
2010/0110816 A1 5/2010 Nautiyal et al.	JP 08-274277 A 10/1996
2011/0019481 A1 1/2011 Luthra	JP H08-316337 11/1996 JP 09-046688 A 2/1997
2011/0019482 A1 1/2011 Van Buskirk et al.	JP 09-082912 A 3/1997
FOREIGN PATENT DOCUMENTS	JP 10-242470 A 9/1998
TOREIGN TATENT DOCUMENTS	JP 11-087649 A 3/1999
EP 175378 A2 3/1986	JP 12-247735 8/2000 JP 12-389106 A 12/2000
EP 202515 A1 11/1986	JP 13-180633 A 6/2001
EP 207619 A1 1/1987 EP 245515 A1 11/1987	JP 2002-009081 A 1/2002
EP 253631 A2 1/1988	JP 2002-094027 A 3/2002 JP 2002-176154 A 6/2002
EP 300157 A2 1/1989	JP 2002-246571 A 8/2002
EP 333426 A2 9/1989 EP 350057 A1 1/1990	JP 2002-329795 A 11/2002
EP 354348 A2 2/1990	JP 2002-343886 A 11/2002 JP 2002-353080 A 12/2002
EP 359551 A2 3/1990	JP 2003-031693 A 1/2003
EP 362961 A1 4/1990 EP 366882 A2 5/1990	JP 2003-68877 3/2003
EP 465961 A1 1/1992	JP 2003-086712 A 3/2003 JP 2003-100641 A 4/2003
EP 510607 A1 10/1992	JP 2003-100001 A 4/2003
EP 513923 A2 11/1992 EP 537677 A2 4/1993	JP 2003-132682 A 5/2003
EP 564204 A2 10/1993	JP 2003-203967 A 7/2003 JP 2003-243528 A 8/2003
EP 579566 A2 1/1994	JP 2004-335553 A 11/2004
EP 599388 A1 6/1994 EP 599506 A1 6/1994	WO WO-01/24268 A1 4/2001
EP 601590 A2 6/1994	WO WO-2005/008778 A1 1/2005
EP 606758 A1 7/1994	OTHER PUBLICATIONS
EP 642173 A1 3/1995 EP 682370 A1 11/1995	Asimusta A III-1. Density Contain Tonin Tonnaiste DAM (TTDAM)
EP 689252 A1 12/1995	Arimoto, A High-Density Scalable Twin Transistor RAM (TTRAM) With Verify Control for SOI Platform Memory IPs, Nov. 2007,
EP 694977 A2 1/1996	IEEE J. Solid-State Circuits, vol. 22, No. 11, p. 2611-2619.
EP 725402 A2 8/1996 EP 726601 A1 8/1996	Asian Technology Information Program (ATIP) Scoops TM , "Novel
EP 726601 A1 8/1996 EP 727820 A1 8/1996	Capacitorless 1T-DRAM From Single-Gate PD-SOI to Double-
EP 727822 A2 8/1996	Gate FinDRAM", May 9, 2005, 9 pages.
EP 731972 A1 9/1996	Assaderaghi et al., "A Dynamic Threshold Voltage MOSFET
EP 739097 A2 10/1996 EP 744772 A1 11/1996	(DTMOS) for Ultra-Low Voltage Operation", IEEE IEDM, 1994, p. 809-812.
EP 788165 A2 8/1997	Assaderaghi et al., "A Dynamic Threshold Voltage MOSFET
EP 801427 A2 10/1997	(DTMOS) for Very Low Voltage Operation", IEEE Electron Device
EP 836194 A2 4/1998 EP 844671 A1 5/1998	Letters, vol. 15, No. 12, Dec. 1994, p. 510-512.
EP 858109 A2 8/1998	Assaderaghi et al., "A Novel Silicon-On-Insulator (SOI) MOSFET
EP 860878 A2 8/1998	for Ultra Low Voltage Operation", 1994 IEEE Symposium on Low Power Electronics, p. 58-59.
EP 869511 A2 10/1998 EP 878804 A2 11/1998	Assaderaghi et al., "Dynamic Threshold-Voltage MOSFET
EP 920059 A2 6/1999	(DTMOS) for Ultra-Low Voltage VLSI", IEEE Transactions on
EP 924766 A2 6/1999	Electron Devices, vol. 44, No. 3, Mar. 1997, p. 414-422.

OTHER PUBLICATIONS

Assaderaghi et al., "High-Field Transport of Inversion-Layer Electrons and Holes Including Velocity Overshoot", IEEE Transactions on Electron Devices, vol. 44, No. 4, Apr. 1997, p. 664-671.

Avci, Floating Body Cell (FBC) Memory for 16-nm Technology with Low Variation on Thin Silicon and 10-nm BOX, Oct. 2008, SOI Conference, 2 pages.

Bae, Evaluation of 1T RAM using Various Operation Methods with SOONO (Silicon-On-ONO) device, Dec. 2008, IEDM, p. 805-808. Ban et al., Integration of Back-Gate Doping for 15-nm Node Floating Body Cell (FBC) Memory, Components Research, Process Technology Modeling, presented in the 2010 VLSI Symposium on Jun. 17, 2010, 2 pages.

Ban, A Scaled Floating Body Cell (FBC) Memory with High-k+Metal Gate on Thin-Silicon and Thin-BOX for 16-nm Technology Node and Beyond, Jun. 2008, VLSI Symposium, p. 92-93.

Ban, Ibrahim, et al., "Floating Body Cell with Independently-Controlled Double Gates for High Density Memory," Electron Devices Meeting, 2006. IEDM '06. International, IEEE, p. 1-4, Dec. 2006.

Bawedin, Maryline, et al., A Capacitorless 1T Dram on SOI Based on Dynamic Coupling and Double-Gate Operation, IEEE Electron Device Letters, vol. 29, No. 7, Jul. 2008, p. 795-798.

Blagojevic et al., Capacitorless 1T DRAM Sensing Scheme Automatic Reference Generation, IEEE J. Solid State Circuits, vol. 41, No. 6, pp. 1463-1470, 2006.

Blalock, T., "A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier", IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, p. 542-548.

Butt, Scaling Limits of Double Gate and Surround Gate Z-RAM Cells, IEEE Trans. Elec. Dev., vol. 54, No. 9, p. 2255-2262, Sep. 2007

Chan et al., "Effects of Floating Body on Double Polysilicon Partially Depleted SOI Nonvolatile Memory Cell", IEEE Electron Device Letters, vol. 24, No. 2, Feb. 2003, p. 75-77.

Chan, et al., "SOI MOSFET Design for All-Dimensional Scaling with Short Channel, Narrow Width and Ultra-thin Films", IEEE IEDM, 1995, pp. 631-634.

Chi et al., "Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers", Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pp. 129-130.

Cho et al., "Novel DRAM Cell with Amplified Capacitor for Embedded Application", IEEE, Jun. 2009, p. 11.2.1-11.2.4.

Cho, A novel capacitor-less DRAM cell using Thin Capacitively-Coupled Thyristor (TCCT), 2005, IEDM, 4 pages.

Choi et al., Current Flow Mechanism in Schottky-Barrier MOSFET and Application to the 1T-DRAM, 2008, International Conference on SSDM, pp. 226-227.

Choi, High Speed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-functional SoC Applications, Dec. 2008, IEDM, pp. 223-226. Clarke, Junctionless Transistors Could Simply Chip Making, Say Researchers, EE Times, Feb. 2010, www.eetimes.com/showArticle.jhtml?articleID=223100050, 3 pages.

Colinge, J.P., "An SOI voltage-controlled bipolar-MOS device", IEEE Transactions on Electron Devices, vol. ED-34, No. 4, Apr. 1987, pp. 845-849.

Colinge, Nanowire Transistors Without Junctions, Nature NanoTechnology, vol. 5, 2010, pp. 225-229.

Collaert et al., Optimizing the Readout Bias for the Capacitorless 1T Bulk FinFET RAM Cell, IEEE EDL, vol. 30, No. 12, pp. 1377-1379, Dec. 2009.

Collaert, Comparison of scaled floating body RAM architectures, Oct. 2008, SOI Conference, 2 pages.

Ershov, Optimization of Substrate Doping for Back-Gate Control in SOI T-RAM Memory Technology, 2005, SOI Conference, pp. 1-2. Ertosun et al., A Highly Scalable Capacitorless Double Gate Quantum Well Single Transistor DRAM: 1T-QW DRAM, 2008, IEEE EDL, pp. 1-3.

Fazan et al., "A Simple 1-Transistor Capacitor-Less Memory Cell for High Performance Embedded DRAMs", IEEE 2002 Custom Integrated Circuits Conference, Jun. 2002, pp. 99-102.

Fazan, A Highly Manufacturable Capacitor-less 1T-DRAM Concept, 2002, SPIE, 14 pages.

Fazan, et al., "Capacitor-Less 1-Transistor DRAM", 2002 IEEE International SOI Conference, Oct. 2002, pp. 10-13.

Fazan, P., "MOSFET Design Simplifies DRAM", EE Times, May 14, 2002 (3 pages).

Fisch, et al., Customizing SOI Floating Body Memory Architecture for System Performance and Lower Cost, 2006, SAME Forum, Lausanne, Switzerland, 3 pages.

Fisch, et al., Soft Error Performance of Z-RAM Floating Body Memory, 2006, SOI Conference, Lausanne, Switzerland, 2 pages. Fisch, Z-RAM® Ultra-Dense Memory for 90nm and Below, 2006, Hot Chips, 35 pages.

Fossum et al., New Insights on Capacitorless Floating Body DRAM Cells, IEEE EDL, vol. 28, No. 6, pp. 513-516, Jun. 2007.

Fujita, Array Architecture of Floating Body Cell (FBC) with Quasi-Shielded Open Bit Line Scheme for sub-40nm Node, 2008, SOI Conference, 2 pages.

Furuhashi, et al., Scaling Scenario of Floating Body Cell (FBC) Suppressing V_{th} Variation Due to Random Dopant Fluctuation, Dec. 2008, SOI Conference, 2 pages.

Furuyama et al., "An Experimental 2-bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Application", IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 388-393.

Giffard et al., "Dynamic Effects in SOI MOSFET's", IEEE, 1991, pp. 160-161

Gupta et al., SPICE Modeling of Self Sustained Operation (SSO) to Program Sub-90nm Floating Body Cells, Oct. 2009, Conf on Simulation of Semiconductor Processes & Devices, 4 pages.

Han et al., Bulk FinFET Unified-RAM (URAM) Cell for Multifunctioning NVM and Capacitorless 1T-DRAM, IEEE EDL, vol. 29, No. 6, pp. 632-634, Jun. 2008.

Han et al., Partially Depleted SONOS FinFET for Unified RAM (URAM) Unified Function for High-Speed 1T DRAM and Non-volatile Memory, IEEE EDL, vol. 29, No. 7, pp. 781-783, Jul. 2008. Han, Energy Band Engineered Unified-RAM (URAM) for Multi-Functioning 1T-DRAM and NVM, Dec. 2008, IEDM, pp. 227-230. Han, Parasitic BJT Read Method for High-Performance Capacitorless 1T-DRAM Mode in Unified RAM, IEEE EDL, vol. 30, No. 10, pp. 1108-1110, Oct. 2009.

Hara, Y., "Toshiba's DRAM Cell Piggybacks on SOI Wafer", EE Times, Jun. 2003, 1 page.

Hu, C., "SOI (Silicon-on-Insulator) for High Speed Ultra Large Scale Integration", Jpn. J. Appl. Phys. vol. 33 (1994) pp. 365-369, Part 1, No. 1B, Jan. 1994.

Idei et al., "Soft-Error Characteristics in Bipolar Memory Cells with Small Critical Charge", IEEE Transactions on Electron Devices, vol. 38, No. 11, Nov. 1991, pp. 2465-2471.

Ikeda et al., "3-Dimensional Simulation of Turn-off Current in Partially Depleted SOI MOSFETs", IEIC Technical Report, Institute of Electronics, Information and Communication Engineers, 1998, vol. 97, No. 557 (SDM97 186-198), pp. 27-34.

Inoh et al., "FBC (Floating Body Cell) for Embedded DRAM on SOI", 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (2 pages).

Iyer et al., "SOI MOSFET on Low Cost SPIMOX Substrate", IEEE IEDM, Sep. 1998, pp. 1001-1004.

Jang et al., Highly scalable Z-RAM with remarkably long data retention for DRAM application, Jun. 2009, VLSI, 21 pages.

Jeong et al., "A Capacitor-less 1T DRAM Cell Based on a Surrounding Gate MOSFET with a Vertical Channel", Technology Development Team, Technology Development Team, Samsung Electronics Co., Ltd., pp. 92-93, May 2007.

Jeong et al., "A New Capacitorless 1T DRAM Cell: Surrounding Gate MOSFET with Vertical Channel (SGVC Cell)", IEEE Transactions on Nanotechnology, vol. 6, No. 3, May 2007, pp. 352-357. Jeong et al., "Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure", Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, pp. 574-575, Yokohama (2006).

OTHER PUBLICATIONS

Jeong et al., "Capacitorless Dynamic Random Access Memory Cell with Highly Scalable Surrounding Gate Structure", Japanese Journal of Applied Physics, vol. 46, No. 4B, pp. 2143-2147 (2007). Kedzierski, J.; "Design Analysis of Thin-Body Silicide Source/Drain Devices", 2001 IEEE International SOI Conference, Oct. 2001, pp. 21-22.

Kim et al., "Chip Level Reliability on SOI Embedded Memory", Proceedings 1998 IEEE International SOI Conference, Oct. 1998, pp. 135-136.

Kuo et al., "A Capacitorless Double-Gate DRAM Cell Design for High Density Applications", IEEE IEDM, Feb. 2002, pp. 843-846. Kuo et al., "A Capacitorless Double-Gate DRAM Cell", IEEE Electron Device Letters, vol. 23, No. 6, Jun. 2002, pp. 345-347.

Kuo et al., A Capacitorless Double Gate DRAM Technology for Sub- 100-nm Embedded and Stand-Alone Memory Applications, IEEE Trans. Elec.. Dev., vol. 50, No. 12, pp. 2408-2416, Dec. 2003. Kwon et al., "A Highly Scalable 4F² DRAM Cell Utilizing a Doubly Gated Vertical Channel", Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials, UC Berkley, p. 142-143, Sendai (2009).

Lee et al., "A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMs", Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 114-115.

Leiss et al., dRAM Design Using the Taper-Isolated Dynamic RAM Cell, IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, pp. 707-714.

Lin et al., "Opposite Side Floating Gate SOI FLASH Memory Cell", IEEE, Mar. 2000, pp. 12-15.

Liu et al., Surface Generation-Recombination Processes of Gate and STI Oxide Interfaces Responsible for Junction Leakage on SOI, Sep. 2009, ECS Transactions, vol. 25, 10 pages.

Liu, Surface Recombination-Generation Processes of Gate, STI and Buried Oxide Interfaces, Responsible for Junction Leakage on SOI, ICSI, May 19, 2009, 2 pages.

Loncar et al., "One of Application of SOI Memory Cell-Memory Array", IEEE Proc. 22nd International Conference on Microelectronics (MIEL 2000), vol. 2, NIŠ, Serbia, May 14-17, 2000, pp. 455-458.

Lu et al., A Novel Two-Transistor Floating Body/Gate Cell for Low Power Nanoscale Embedded DRAM, Jun. 2008, IEEE Trans. Elec. Dev., vol. 55, No. 6, pp. 1511-1518.

Ma, et al., "Hot-Carrier Effects in Thin-Film Fully Depleted SOI MOSFET's", IEEE Electron Device Letters, vol. 15, No. 6, Jun. 1994, pp. 218-220.

Malhi et al., "Characteristics and Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon", IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 258-281.

Malinge, An 8Mbit DRAM Design Using a 1TBulk Cell, 2005 Symposium on VLSI Circuits Digest of Technical Papers, pp. 358-361.

Mandelman et al, "Floating-Body Concerns for SOI Dynamic Random Access Memory (DRAM)", Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 136-137.

Matsuoka et al., FBC Potential of 6F² Single Cell Operation in Multi Gbit Memories Confirmed by a Newly Developed Method for Measuring Signal Sense Margin, 2007, IEEE, pp. 39-42.

Minami, A Floating Body Cell (FBC) fully Compatible with 90nm CMOS Technology(CMOS IV) for 128Mb SOI DRAM, 2005, IEDM Tech. Digest, pp. 317-320 (4 pages).

Mohapatra et al., Effect of Source/Drain Asymmetry on the Performance of Z-RAM® Devices, Oct. 2009, SOI conference, 2 pages. Morishita, A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI, 2005, CICC, 4 pages.

Morishita, F. et al., "A Configurable Enhanced TTRAM Macro for System-Level Power Management Unified Memory", IEEE Journal of Solid-State Circuits, vol. 42, No. 4, pp. 853-861, Apr. 2007.

Morishita, F., et al., "A 312-MHz 16-Mb Random-Cycle Embedded DRAM Macro With a Power-Down Data Retention Mode for Mobile Applications", J. Solid-State Circuits, vol. 40, No. 1, pp. 204-212, 2005.

Morishita, F., et al., "Dynamic Floating Body Control SOI CMOS Circuits for Power Managed Multimedia ULSIs", Proc. CICC, pp. 263-266, 1997.

Morishita, F., et al., "Leakage Mechanism due to Floating Body and Countermeasure on Dynamic Retention Mode of SOI-DRAM", Symposium on VLSI Technology Digest of Technical Papers, pp. 141-142, 1995.

Nagoga, Studying of Hot Carrier Effect in Floating Body Soi Mosfets by the Transient Charge Pumping Technique, Switzerland 2003, 2 pages.

Nayfeh, A Leakage Current Model for SOI based Floating Body Memory that Includes the Poole-Frenkel Effect, 2008, SOI Conference, 2 pages.

Nemati, A Novel High Density, Low Voltage SRAM Cell with a Vertical NDR Device, 1998, VLSI Tech. Symp., 2 pages.

Nemati, A Novel Thyristor-based SRAM Cell (T-RAM) for High-Speed, Low-Voltage, Giga-scale Memories, 1999, IEDM Conference, 4 pages.

Nemati, Embedded Volatile Memories-Embedded Tutorial: The New Memory Revolution, New Drives Circuits and Systems, ICCAD 2008, Nov. 2008, San Jose, CA, 23 pages.

Nemati, Fully Planar 0.562µm² T-RAM Cell in a 130nm SOI CMOS Logic Technology for High-Density High-Performance SRAMs, 2004, IEDM, 4 pages.

Nemati, Thyristor RAM (T-RAM): A High-Speed High-Density Embedded Memory Technology for Nano-scale CMOS, 2007, Hot Chips Conference, Milpitas, CA, 24 pages.

Nemati, Thyristor-RAM: A Novel Embedded Memory Technology that Outperforms Embedded S RAM/DRAM, 2008, Linley Tech Tour, San Jose, CA, 11 pages.

Nishiguchi et al., Long Retention of Gain-Cell Dynamic Random Access Memory with Undoped Memory Node, IEEE EDL, vol. 28, No. 1, pp. 48-50, Jan. 2007.

Oh, Floating Body DRAM Characteristics of Silicon-On-Ono (SOONO) Devices for System-on-Chip (SoC) Applications, 2007, Symposium on VLSI Technology Digest of Technical Papers, pp. 168-169.

Ohno et al., "Suppression of Parasitic Bipolar Action in Ultra-Thin-Film Fully-Depleted CMOS/SIMOX Devices by Ar-Ion Implantation into Source/Drain Regions", IEEE Transactions on Electron Devices, vol. 45, No. 5, May 1998, pp. 1071-1076.

Ohsawa et al., "A Memory Using One-Transistor Gain Cell on SOI (FBC) with Performance Suitable for Embedded DRAM's", 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (4 pages).

Ohsawa et al., "Memory Design Using a One-Transistor Gain Cell on SOI", IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1510-1522.

Ohsawa, A 128Mb Floating Body RAM (FBRAM) on SOI with a Multi-Averaging Scheme of Dummy Cell, 2006 Symposium of VLSI Circuits Digest of Tech Papers, (2006), 2 pages.

Ohsawa, Autonomous Refresh of Floating Body Cell (FBC), Dec. 2008, IEDM, pp. 801-804.

Ohsawa, Design of a 128-Mb SOI DRAM Using the Floating Body Cell (FBC), IEEE J. Solid-State Circuits, vol. 41, No. 1, Jan. 2006, pp. 135-145.

Ohsawa, et al., An 18.5ns 128Mb SOI DRAM with a Floating Body Cell, 2005, ISSCC, pp. 458-459 & 609 (3 pages).

Okhonin, A Capacitor-Less 1T-DRAM Cell, IEEE Electron Device Letters, vol. 23, No. 2, Feb. 2002, pp. 85-87.

Okhonin, A SOI Capacitor-less 1T-DRAM Concept, pp. 153-154, 2001, SOI Conference.

Okhonin, et al., Charge Pumping Effects in Partially Depleted SOI MOSFETs, 2003, SOI Conference, 2 pages.

Okhonin, et al., New characterization techniques for SOI and related devices, 2003, ECCTD, 1 page.

Okhonin, et al., New Generation of Z-RAM, 2007, IEDM, Lausanne, Switzerland, 3 pages.

OTHER PUBLICATIONS

Okhonin, et al., Transient Charge Pumping for Partially and Fully Depleted SOI MOSFETs, 2002, SOI Conference, 2 pages.

Okhonin, et al., Ultra-scaled Z-RAM cell, 2008, SOI Conference, 2 pages.

Okhonin, Principles of Transient Charge Pumping on Partially Depleted SOI MOSFETs, May 2002, IEEE Electron Device Letters, vol. 23, No. 5, pp. 279-281.

Okhonin, Transient effects in PD SOI MOSFETs and potential DRAM applications, 2002, Solid-State Electronics, vol. 46, pp. 1709-1713.

Okhonin, Z-RAM® (Limits of DRAM), 2009, ESSDERC, Lausanne, Switzerland, 64 pages.

Padilla, Alvaro, et al., "Feedback FET: A Novel Transistor Exhibiting Steep Switching Behavior at Low Bias Voltages," Electron Devices Meeting, 2008. IEDM 2008. IEEE International, Dec. 5-17, 2008, pp. 171-174.

Park, Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM, 2009, IMW, pp. 32-33.

Pelella et al., "Low-Voltage Transient Bipolar Effect Induced by Dynamic Floating-Body Charging in PD/SOI MOSFETs", Final Camera Ready Art, SOI Conference, Oct. 1995, 2 pages.

Portmann et al., "A SOI Current Memory for Analog Signal Processing at High Temperature", 1999 IEEE International SOI Conference, Oct. 1999, pp. 18-19.

Puget et al., 1T Bulk eDRAM using Gate-Induced Drain-Leakage (GIDL) Current for High Speed and Low Power applications, 2008, pp. 224-225, SSDM.

Puget et al., Quantum effects influence on thin silicon film capacitor-less DRAM performance, 2006, SOI Conference, 2 pages.

Puget, FDSOI Floating Body Cell eDRAM Using Gate-Induced Drain-Leakage (GIDL) Write Current for High Speed and Low Power Applications, 2009, IMW, pp. 28-29.

Ranica et al., 1T-Bulk DRAM cell with improved performances: the way to scaling, 2005, ICMTD, 4 pages.

Ranica, A One Transistor Cell on Bulk Substrate (1T-Bulk) for Low-Cost and High Density eDRAM, 2004, Symposium on VLSI Technology Digest of Technical Papers, pp. 128-129 (2 pages).

Ranica, et al., A capacitor-less DRAM cell on 75nm gate length, 16nm thin Fully Depleted SOI device for high density embedded memories, 2004, IEDM, 4 pages.

Rodder et al., "Silicon-On-Insulator Bipolar Transistors", IEEE Electron Device Letters, vol. EDL-4, No. 6, Jun. 1983, pp. 193-195. Rodriguez, Noel, et al., A-RAM: Novel Capacitor-less DRAM Memory, SOI Conference, 2009 IEEE International, Oct. 5-8, 2009 pp. 1-2.

Roy, et al., Thyristor-Based Volatile Memory in Nano-Scale CMOS, 2006, ISSCC, 10 pages.

Sailing et al., Reliability of Thyristor Based Memory Cells, 2009, IRPS, 7 pages.

Sasaki et al., Charge Pumping in SOS-MOS Transistors, IEEE Trans. Elec. Dev., vol. ED-28, No. 1, Jan. 1981, pp. 48-52.

Sasaki et al., Charge Pumping SOS-MOS Transistor Memory, 1978, IEDM, pp. 356-359 (4 pages and clear graph of Fig. 10).

Schloesser et al., "A 6F² Buried Wordline DRAM Cell for 40nm and Beyond", IEEE, Qimonda Dresden GmbH & Co., pp. 809-812 (2008)

Shino et al., Floating Body RAM Technology and its Scalability to 32nm Node and Beyond, 2006, IEDM, 4 pages.

Shino et al., Operation Voltage Dependence of Memory Cell Characteristics in Fully Depleted Floating Body Cell, IEEE Trans. Elec. Dev., vol. 25, No. 10, Oct. 2005, pp. 2220-2226.

Shino, et al. Highly Scalable FBC (Floating Body Cell) with 25nm BOX Structure for Embedded DRAM Applications, 2004, Symposium on VLSI Technology, pp. 132-133 (2 pages).

Shino, et al., Fully-Depleted FBC (Floating Body Cell) with Enlarged Signal Window and Excellent Logic Process Compatibility, 2004, IEDM, 4 pages.

Sim et al., "Source-Bias Dependent Charge Accumulation in P+-Poly Gate SOI Dynamic Random Access Memory Cell Transistors", Jpn. J. Appl. Phys. vol. 37 (1998) pp. 1260-1263, Part 1, No. 3B, Mar. 1998.

Singh, et al., A 2ns-Read-Latency 4Mb Embedded Floating-Body Memory Macro in 45nm SOI Technology, Feb. 2009, ISSCC, 3 pages.

Sinha et al., "In-Depth Analysis of Opposite Channel Based Charge Injection in SOI MOSFETs and Related Defect Creation and Annihilation", Elsevier Science, Microelectronic Engineering 28, 1995, pp. 383-386.

Song, et al., 55 nm Capacitor-less 1T DRAM Cell Transistor with Non-Overlap Structure, Dec. 2008, IEDM, pp. 797-800.

Stanojevic et al., "Design of a SOI Memory Cell", IEEE Proc. 21st International Conference on Microelectronics (MIEL '97), vol. 1, NIS, Yugoslavia, Sep. 14-17, 1997, pp. 297-300.

Su et al., "Studying the Impact of Gate Tunneling on Dynamic Behaviors of Partially-Depleted SOI CMOS Using BSIMPD", IEEE Proceedings of the International Symposium on Quality Electronic Design (ISQED '02), Apr. 2002 (5 pages).

Suma et al., "An SOI-DRAM with Wide Operating Voltage Range by CMOS/SIMOX Technology", 1994 IEEE International Solid-State Circuits Conference, pp. 138-139.

Tack et al., "The Multi-Stable Behaviour of SOI-NMOS Transistors at Low Temperatures", Proc. 1988 SOS/SOI Technology Workshop (Sea Palms Resort, St. Simons Island, GA, Oct. 1988), p. 78.

Tack et al., "The Multistable Charge Controlled Memory Effect in SOI Transistors at Low Temperatures", IEEE Workshop on Low Temperature Electronics, Aug. 7-8, 1989, University of Vermont, Burlington, pp. 137-141.

Tack et al., "The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures", IEEE Transactions on Electron Devices, vol. 37, No. 5, May 1990, pp. 1373-1382.

Tack, et al., "An Analytical Model for the Misis Structure in SOI MOS Devices", Solid-State Electronics vol. 33, No. 3, 1990, pp. 357-364.

Tanabe et al., A 30-ns 64-MB DRAM with Built-in-Self-Test and Self-Repair Function, IEEE Journal of Solid State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1525-1533.

Tanaka et al., "Scalability Study on a Capacitorless 1T-DRAM: From Single-gate PD-SOI to Double-gate FINDRAM", 2004 IEEE, 4 pages.

Tang, et al., Highly Scalable Capacitorless DRAM Cell on Thin-Body with Band-gap Engineered Source and Drain, Extended Abstracts of the 2009 ICSSDM, Sendai, 2009, pp. 144-145.

Terauchi et al., "Analysis of Floating-Body-Induced Leakage Current in 0.15µ m SOI DRAM", Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 138-139.

Thomas et al., "An SOI 4 Transistors Self-Refresh Ultra-Low-Voltage Memory Cell", IEEE, Mar. 2003, pp. 401-404.

Tomishima, et al., "A Long Data Retention SOI DRAM with the Body Refresh Function", IEICE Trans. Electron., vol. E80-C, No. 7, Jul. 1997, pp. 899-904.

Tsaur et al., "Fully Isolated Lateral Bipolar-MOS Transistors Fabricated in Zone-Melting-Recrystallized Si Films on SiO₂", IEEE Electron Device Letters, vol. EDL-4, No. 8, Aug. 1983, pp. 269-271.

Tu, et al., "Simulation of Floating Body Effect in SOI Circuits Using BSIM3SOI", Proceedings of Technical Papers (IEEE Cat No. 97TH8303), Jun. 1997, pp. 339-342.

Villaret et al., "Mechanisms of Charge Modulation in the Floating Body of Triple-Well nMOSFET Capacitor-less DRAMs", Proceedings of the INFOS 2003, Insulating Films on Semiconductors, 13th Bi-annual Conference, Jun. 18-20, 2003, Barcelona (Spain), (2 pages).

Villaret et al., "Triple-Well nMOSFET Evaluated as a Capacitor-Less DRAM Cell for Nanoscale Low-Cost & High Density Applications", Handout at Proceedings of 2003 Silicon Nanoelectronics Workshop, Jun. 8-9, 2003, Kyoto, Japan (2 pages).

Villaret et al., Further Insight into the Physics and Modeling of Floating Body Capacitorless DRAMs, IEEE Trans. Elec. Dev., vol. 52, No. 11, Nov. 2005, pp. 2447-2454.

OTHER PUBLICATIONS

Wang et al., A Novel 4.5F² Capacitorless Semiconductor Memory Device, 2008, IEEE EDL, pp. 1-2.

Wann et al., "A Capacitorless DRAM Cell on SOI Substrate", IEEE IEDM, 1993, pp. 635-638.

Wann et al., "High-Endurance Ultra-Thin Tunnel Oxide in MONOS Device Structure for Dynamic Memory Application", IEEE Electron Device Letters, vol. 16, No. 11, Nov. 1995, pp. 491-493.

Wei, A., "Measurement of Transient Effects in SOI DRAM/SRAM Access Transistors", IEEE Electron Device Letters, vol. 17, No. 5, May 1996, pp. 193-195.

Wouters, et al., "Characterization of Front and Back Si—SiO2 Interfaces in Thick- and Thin-Film Silicon-on-Insulator MOS Structures by the Charge-Pumping Technique", IEEE Transactions on Electron Devices, vol. 36, No. 9, Sep. 1989, pp. 1746-1750.

Wu, Dake, "Performance Improvement of the Capacitorless DRAM Cell with Quasi-SOI Structure Based on Bulk Substrate," Extended Abstracts of the 2009 ICSSDM, Sendai, 2009, pp. 146-147.

Yamanaka et al., "Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography", IEEE Transactions on Electron Devices, vol. 42, No. 7, Jul. 1995, pp. 1305-1313.

Yamauchi et al., "High-Performance Embedded SOI DRAM Architecture for the Low-Power Supply", IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1169-1178.

Yamawaki, M., "Embedded DRAM Process Technology", Proceedings of the Symposium on Semiconductors and Integrated Circuits Technology, 1998, vol. 55, pp. 38-43.

Yang, et al., Optimization of Nanoscale Thyristors on SOI for High-Performance High-Density Memories, 2006, SOI Conference, 2 pages.

Yoshida et al., "A Design of a Capacitorless 1-T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-Power and High-speed Embedded Memory", 2003 IEEE, 4 pages.

Yoshida et al., "A Study of High Scalable DG-FinDRAM", IEEE Electron Device Letters, vol. 26, No. 9, Sep. 2005, pp. 655-657. Yoshida et al., A Capacitorless 1T-DRAM Technology Using Gate-Induced Drain-Leakage (GIDL) Current for Low Power and High

Induced Drain-Leakage (GIDL) Current for Low Power and High Speed Embedded Memory, IEEE Trans. Elec. Dev., vol. 53, No. 4, Apr. 2006, pp. 692-697.

Yu et al., Hot-Carrier Effect in Ultra-Thin-Film (UTF) Fully-Depleted SOI MOSFET's, 54th Annual Device Research Conference Digest (Cat. No. 96TH8193), Jun. 1996, pp. 22-23.


Yu et al., "Hot-Carrier-Induced Degradation in Ultra-Thin-Film Fully-Depleted SOI MOSFETs", Solid-State Electronics, vol. 39, No. 12, 1996, pp. 1791-1794.


Yu et al., "Interface Characterization of Fully-Depleted SOI MOSFET by a Subthreshold I-V Method", Proceedings 1994 IEEE International SOI Conference, Oct. 1994, pp. 63-64.


Yun et al., Analysis of Sensing Margin in Silicon-On-ONO (SOONO) Device for the Capacitor-less RAM Applications, 2007, SOI Conference, 2 pages.


Zhou, Physical Insights on BJT-Based 1T DRAM Cells, IEEE Electron Device Letters, vol. 30, No. 5, May 2009, pp. 565-567.


^{*} cited by examiner





















HOUTH SE





TOTAL STATES









FIGURE 78







FIGURE 8B



TOUR 9A




FIGURE 98





FIGURE 10A



HOUNE TO

TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE

CROSS-REFERENCE TO RELATED APPLICATIONS

This patent application is a continuation of U.S. patent application Ser. No. 13/964,927, filed Aug. 12, 2013, which is a continuation of U.S. patent application Ser. No. 12/768, 322, filed Apr. 27, 2010, now U.S. Pat. No. 8,508,970, issued Aug. 13, 2013, which claims priority to U.S. Provisional Patent Application No. 61/173,014, filed Apr. 27, 2009, each of which is hereby incorporated by reference herein in its entirety.

FIELD OF THE DISCLOSURE

The present disclosure relates generally to semiconductor memory devices and, more particularly, to techniques for ²⁰ providing a direct injection semiconductor memory device.

BACKGROUND OF THE DISCLOSURE

The semiconductor industry has experienced technologi- 25 cal advances that have permitted increases in density and/or complexity of semiconductor memory devices. Also, the technological advances have allowed decreases in power consumption and package sizes of various types of semiconductor memory devices. There is a continuing trend to 30 employ and/or fabricate advanced semiconductor memory devices using techniques, materials, and devices that improve performance, reduce leakage current, and enhance overall scaling. Silicon-on-insulator (SOI) and bulk substrates are examples of materials that may be used to 35 fabricate such semiconductor memory devices. Such semiconductor memory devices may include, for example, partially depleted (PD) devices, fully depleted (FD) devices, multiple gate devices (for example, double, triple gate, or surrounding gate), and Fin-FET devices.

A semiconductor memory device may include a memory cell having a memory transistor with an electrically floating body region wherein electrical charges may be stored. When excess majority electrical charges carriers are stored in the electrically floating body region, the memory cell may store a logic high (e.g., binary "1" data state). When the electrical floating body region is depleted of majority electrical charge carriers, the memory cell may store a logic low (e.g., binary "0" data state). Also, a semiconductor memory device may be fabricated on silicon-on-insulator (SOI) substrates or bulk substrates (e.g., enabling body isolation). For example, a semiconductor memory device may be fabricated as a three-dimensional (3-D) device (e.g., multiple gate devices, Fin-FETs, recessed gates and pillars).

In one conventional technique, the memory cell of the 55 semiconductor memory device may be read by applying bias signals to a source/drain region and/or a gate of the memory transistor. As such, a conventional reading technique may involve sensing an amount of current provided/generated by/in the electrically floating body region of the memory cell 60 in response to the application of the source/drain region or gate bias signals to determine a data state stored in the memory cell. For example, the memory cell may have two or more different current states corresponding to two or more different logical states (e.g., two different current conditions/ 65 states corresponding to two different logic states: a binary "0" data state and a binary "1" data state).

2

In another conventional technique, the memory cell of the semiconductor memory device may be written to by applying bias signals to the source/drain region(s) and/or the gate of the memory transistor. As such, a conventional writing technique may result in an increase/decrease of majority charge carriers in the electrically floating body region of the memory cell which, in turn, may determine the data state of the memory cell. An increase of majority charge carriers in the electrically floating body region may result from impact ionization, band-to-band tunneling (gate-induced drain leakage "GIDL"), or direct injection. A decrease of majority charge carriers in the electrically floating body region may result from charge carriers being removed via drain region charge carrier removal, source region charge carrier removal, or drain and source region charge carrier removal, for example, using back gate pulsing.

Often, conventional reading and/or writing operations may lead to relatively large power consumption and large voltage potential swings which may cause disturbance to unselected memory cells in the semiconductor memory device. Also, pulsing between positive and negative gate biases during read and write operations may reduce a net quantity of majority charge carriers in the electrically floating body region of the memory cell in the semiconductor memory device, which, in turn, may result in an inaccurate determination of the state of the memory cell. Furthermore, in the event that a bias is applied to the gate of the memory transistor that is below a threshold voltage potential of the memory transistor, a channel of minority charge carriers beneath the gate may be eliminated. However, some of the minority charge carriers may remain "trapped" in interface defects. Some of the trapped minority charge carriers may recombine with majority charge carriers, which may be attracted to the gate as a result of the applied bias. As a result, the net quantity of majority charge carriers in the electrically floating body region may be reduced. This phenomenon, which is typically characterized as charge pumping, is problematic because the net quantity of majority charge carriers may be reduced in the electrically floating body region of the memory cell, which, in turn, may result in an inaccurate determination of the state of the memory

In view of the foregoing, it may be understood that there may be significant problems and shortcomings associated with conventional techniques for fabricating and/or operating semiconductor memory devices.

SUMMARY OF THE DISCLOSURE

Techniques for providing a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for biasing a direct injection semiconductor memory device. The method may comprise applying a first voltage potential to a first N-doped region via a bit line and applying a second voltage potential to a second N-doped region via a source line. The method may also comprise applying a third voltage potential to a word line, wherein the word line is spaced apart from and capacitively coupled to a body region that is electrically floating and disposed between the first N-doped region and the second N-doped region. The method may further comprise applying a fourth voltage potential to a P-type substrate via a carrier injection line.

In accordance with other aspects of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the word line

from the third voltage potential applied to the word line during a hold operation to perform a read operation.

In accordance with further aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the source line from the second voltage potential applied to the source line during a hold operation to perform a read operation.

In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise maintaining the second voltage potential applied to the source line during a hold operation to perform a read operation.

In accordance with yet another aspect of this particular exemplary embodiment, the method may further comprise increasing the first voltage potential applied to the bit line from the first voltage potential applied to the bit line during a hold operation in order to reduce a disturbance during a read operation.

In accordance with other aspects of this particular exem- 20 plary embodiment, the method may further comprise increasing the third voltage potential applied to the word line from the third voltage potential applied to the word line during a hold operation to perform a write logic high operation.

In accordance with further aspects of this particular exemplary embodiment, the method may further comprise lowering the second voltage potential applied to the source line from the second voltage potential applied to the source line during a hold operation to perform a write logic high 30 operation.

In accordance with additional aspects of this particular exemplary embodiment, the second voltage potential applied to the source line to perform the write logic high operation may be lowered to forward bias a junction 35 between the second N-doped region and the P-type substrate.

In accordance with yet another aspect of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the respective word line from the third voltage potential applied to the respective word line during a hold operation to perform a write logic low operation.

In accordance with other aspects of this particular exemplary embodiment, the method may further comprise 45 increasing the second voltage potential applied to the source line from the second voltage potential applied to the source line during a hold operation to perform a write logic low operation.

In accordance with further aspects of this particular 50 exemplary embodiment, the method may further comprise maintaining the second voltage potential applied to the source line during a hold operation to perform a write logic low operation.

In accordance with additional aspects of this particular 55 exemplary embodiment, the method may further comprise maintaining the first voltage potential applied to the bit line during a hold operation to perform a write logic low operation.

In accordance with yet another aspect of this particular 60 exemplary embodiment, the method may further comprise increasing the first voltage potential applied to the bit line during a write logic low operation from the first voltage potential applied to the bit line during a hold operation to maintain a logic high stored in the memory cell.

In accordance with other aspects of this particular exemplary embodiment, the second voltage potential applied to 4

the source line may be equal to the fourth voltage potential applied to the carrier injection line during a hold operation.

In another particular exemplary embodiment, the techniques may realized as a direct injection semiconductor memory device comprising a first N-doped region coupled to a bit line and a second N-doped region coupled to a source line. The direct injection semiconductor memory device may also comprise a body region spaced apart from and capacitively coupled to a word line, wherein the body region is electrically floating and disposed between the first N-doped region and the second N-doped region. the direct injection semiconductor memory device may further comprise a P-type substrate coupled to a carrier injection line.

In accordance with other aspects of this particular exemplary embodiment, the first N-doped region, the body region, and the second N-doped region may form a bipolar transistor.

In accordance with further aspects of this particular exemplary embodiment, the second N-doped region and the P-type substrate may form a PN junction diode.

In accordance with additional aspects of this particular exemplary embodiment, the bit line may extend from the first N-doped region perpendicular to at least a portion of at least one of the source line, the word line, and the carrier injection line.

In accordance with yet another aspect of this particular exemplary embodiment, the word line may extend from near the body region horizontally parallel to at least a portion of at least one of the source line and the carrier injection line.

In accordance with other aspects of this particular exemplary embodiment, the source line may extend from the second N-doped region parallel to at least one of the word line and the carrier injection line.

In another exemplary embodiment, the techniques may be realized as a method for biasing a direct injection semiconductor memory device. The method may comprise applying a first voltage potential to a first P-doped region via a bit line and applying a second voltage potential to a second P-doped region via a source line. The method may also comprise applying a third voltage potential to a word line, wherein the word line is spaced apart from and capacitively coupled to a body region that is electrically floating and disposed between the first P-doped region and the second P-doped region. The method may further comprise applying a fourth voltage potential to an N-type substrate via a carrier injection line.

In another exemplary embodiment, the techniques may be realized as a direct injection semiconductor memory device that may comprise a first P-doped region coupled to a bit line and a second P-doped region coupled to a source line. The direct injection semiconductor memory device may also comprise a body region spaced apart from and capacitively coupled to a word line, wherein the body region is electrically floating and disposed between the first N-doped region and the second N-doped region. The direct injection semiconductor memory device may further comprise a P-type substrate coupled to a carrier injection line.

The present disclosure will now be described in more detail with reference to exemplary embodiments thereof as shown in the accompanying drawings. While the present disclosure is described below with reference to exemplary embodiments, it should be understood that the present disclosure is not limited thereto. Those of ordinary skill in the art having access to the teachings herein will recognize additional implementations, modifications, and embodiments, as well as other fields of use, which are within the

scope of the present disclosure as described herein, and with respect to which the present disclosure may be of significant utility.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to facilitate a fuller understanding of the present disclosure, reference is now made to the accompanying drawings, in which like elements are referenced with like numerals. These drawings should not be construed as limiting the present disclosure, but are intended to be exemplary only.

FIG. 1 shows a block diagram of a semiconductor memory device including a memory cell array, data write and sense circuitry, and memory cell selection and control 15 circuitry in accordance with an embodiment of the present disclosure.

FIG. 2 shows a cross-sectional view and a schematic representation of a memory cell in the memory cell array shown in FIG. 1 in accordance with an embodiment of the 20 present disclosure.

FIG. 3 shows a cross-sectional view and a schematic representation of at least a portion of the memory cell array having the plurality of memory cells in accordance with an embodiment of the present disclosure.

FIGS. 4A and 4B show a schematic representation and control signal voltage waveforms for performing a hold operation on a memory cell in accordance with an embodiment of the present disclosure.

FIGS. 5A and 5B show a schematic representation and ³⁰ control signal voltage waveforms for performing a read operation on a memory cell in accordance with an embodiment of the present disclosure.

FIGS. **6**A and **6**B show a schematic representation and control signal voltage waveforms for performing a read ³⁵ operation on a memory cell in accordance with an alternative embodiment of the present disclosure.

FIGS. 7A and 7B show a schematic representation and control signal voltage waveforms for performing a write logic high (e.g., binary "1" data state) operation on a 40 memory cell in accordance with an embodiment of the present disclosure.

FIGS. **8**A and **8**B show a schematic representation and control signal voltage waveforms for performing a write logic high (e.g., binary "1" data state) operation on a ⁴⁵ memory cell in accordance with an alternative embodiment of the present disclosure.

FIGS. **9**A and **9**B show a schematic representation and control signal voltage waveforms for performing a write logic low (e.g., binary "0" data state) operation on a memory 50 cell in accordance with an embodiment of the present disclosure.

FIGS. **10**A and **10**B show a schematic representation and control signal voltage waveforms for performing a write logic low (e.g., binary "0" data state) operation on a memory 55 cell in accordance with an alternative embodiment of the present disclosure.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Referring to FIG. 1, there is shown a block diagram of a semiconductor memory device 10 comprising a memory cell array 20, data write and sense circuitry 36, and memory cell selection and control circuitry 38 in accordance with an 65 embodiment of the present disclosure. The memory cell array 20 may comprise a plurality of memory cells 12 each

6

coupled to the memory cell selection and control circuitry 38 via a word line (WL) 28, a source line (CN) 30, and a carrier injection line (EP) 34, and to the data write and sense circuitry 36 via a bit line (EN) 32. It may be appreciated that the source line (CN) 30 and the bit line (EN) 32 are designations used to distinguish between two signal lines and they may be used interchangeably.

The data write and sense circuitry 36 may read data from and may write data to selected memory cells 12. In an exemplary embodiment, the data write and sense circuitry 36 may include a plurality of data sense amplifiers. Each data sense amplifier may receive at least one bit line (EN) 32 and a current or voltage reference signal. For example, each data sense amplifier may be a cross-coupled type sense amplifier to sense a data state stored in a memory cell 12.

Each data sense amplifier may employ voltage and/or current sensing circuitry and/or techniques. In an exemplary embodiment, each data sense amplifier may employ current sensing circuitry and/or techniques. For example, a current sense amplifier may compare current from a selected memory cell 12 to a reference current (e.g., the current of one or more reference cells). From that comparison, it may be determined whether the selected memory cell 12 stores a logic high (e.g., binary "1" data state) or a logic low (e.g., binary "0" data state). It may be appreciated by one having ordinary skill in the art that various types or forms of the data write and sense circuitry 36 (including one or more sense amplifiers, using voltage or current sensing techniques, to sense a data state stored in a memory cell 12) may be employed to read data stored in memory cells 12 and/or write data to memory cells 12.

The memory cell selection and control circuitry 38 may select and/or enable one or more predetermined memory cells 12 to facilitate reading data therefrom and/or writing data thereto by applying control signals on one or more word lines (WL) 28, source lines (CN) 30, and/or carrier injection lines (EP) 34. The memory cell selection and control circuitry 38 may generate such control signals from address signals, for example, row address signals. Moreover, the memory cell selection and control circuitry 38 may include a word line decoder and/or driver. For example, the memory cell selection and control circuitry 38 may include one or more different control/selection techniques (and circuitry therefor) to select and/or enable one or more predetermined memory cells 12. Notably, all such control/selection techniques, and circuitry therefor, whether now known or later developed, are intended to fall within the scope of the present disclosure.

In an exemplary embodiment, the semiconductor memory device 10 may implement a two step write operation whereby all the memory cells 12 in a row of memory cells 12 may be written to a predetermined data state by first executing a "clear" or a logic low (e.g., binary "0" data state) write operation, whereby all of the memory cells 12 in the row of memory cells 12 are written to logic low (e.g., binary "0" data state). Thereafter, selected memory cells 12 in the row of memory cells 12 may be selectively written to the predetermined data state (e.g., a logic high (binary "1" data state)). The semiconductor memory device 10 may also 60 implement a one step write operation whereby selective memory cells 12 in a row of memory cells 12 may be selectively written to either a logic high (e.g., binary "1" data state) or a logic low (e.g., binary "0" data state) without first implementing a "clear" operation. The semiconductor memory device 10 may employ any of the exemplary writing, preparation, holding, refresh, and/or reading techniques described herein.

The memory cells 12 may comprise N-type, P-type and/or both types of transistors. Circuitry that is peripheral to the memory array 20 (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may also include P-type 5 and/or N-type transistors. Regardless of whether P-type or N-type transistors are employed in memory cells 12 in the memory cell array 20, suitable voltage potentials (for example, positive or negative voltage potentials) for reading from and/or writing to the memory cells 12 will be described 10 further herein.

Referring to FIG. 2, there is shown a cross-sectional view and a schematic representation of a memory cell 12 of the memory cell array 20 shown in FIG. 1 in accordance with an embodiment of the present disclosure. Each memory cell 12 15 may comprise a bipolar transistor 14a and a diode 14b. In an exemplary embodiment, the bipolar transistor 14a may be a NPN bipolar transistor or a PNP bipolar transistor and the diode 14b may be a PN junction diode. In an exemplary embodiment, the bipolar transistor 14a and the diode 14b 20 may share one or more common regions. The NPN bipolar transistor 14a may comprise an N+ emitter region 120, a Pbase region 122, and an N+ collector region 124. The diode **14***b* may comprise the N+ region **124** and a P+ region **126**. The N+ region 120, the P- region 122, the N+ region 124, 25 and/or the P+ region 126 may be disposed in sequential contiguous relationship within a pillar or fin configuration that may extend vertically from and/or perpendicularly to a plane defined by the P+ region 126. In an exemplary embodiment, the P- region 122 may be an electrically 30 floating body region of the memory cell 12 configured to accumulate/store charges, and may be spaced apart from and capacitively coupled to the word line (WL) 28.

As shown in FIG. 2, the N+ emitter region 120 of the bipolar transistor 14a may be coupled to a corresponding bit 35 line (EN) 32. In an exemplary embodiment, the N+ emitter region 120 of the bipolar transistor 14a may be formed of a semiconductor material (e.g., silicon) comprising donor impurities. For example, the N+ emitter region 120 may be formed of a silicon material doped with phosphorous or 40 arsenic impurities. In an exemplary embodiment, the bit line (EN) 32 may be formed of a metal layer. In another exemplary embodiment, the bit line (EN) 32 may be formed of a polycide layer (e.g., a combination of a metal material and a silicon material). The bit line (EN) 32 may provide 45 means for accessing one or more selected memory cells 12 on a selected row of the memory cell array 20.

As also shown in FIG. 2, the P- base region 122 of the bipolar transistor 14a may be capacitively coupled to a corresponding word line (WL) 28. In an exemplary embodiment, the P- region 122 may be formed of a semiconductor material (e.g., silicon) comprising acceptor impurities. For example, the P- region 122 may be formed of a silicon material doped with boron impurities. The P- region 122 and the word line (WL) 28 may be capacitively coupled via an insulating or dielectric material. In an exemplary embodiment, the word line (WL) 28 may be formed of a polycide layer or a metal layer extending in a row direction of the memory cell array 20.

As further shown in FIG. 2, the N+ region 124 of the 60 memory cell 12 may be coupled to a source line (CN) 30. In an exemplary embodiment, the N+ region 124 may be formed of a semiconductor material (e.g., silicon) comprising donor impurities. For example, the N+ region 124 may be formed of a silicon material doped with phosphorous or 65 arsenic impurities. In an exemplary embodiment, the source line (CN) 30 may be formed of a polycide layer. In another

8

exemplary embodiment, the source line (CN) 30 may be formed of a metal layer. The source line (CN) 30 may reduce a disturbance in the memory cell 12. For example, the source line (CN) 30 may be formed of a metal layer and therefore may reduce a hole disturbance in the memory cell 12. The source line (CN) 30 may extend horizontally in a row direction of the memory cell array 20, parallel to the word line (WL) 28 and/or the carrier injection line (EP) 34, and may be coupled to a plurality of memory cells 12 (e.g., a row of memory cells 12). For example, the source line (CN) 30, the word line (WL) 28, and/or the carrier injection line (EP) 34 may be arranged in different planes and configured to be parallel to each other. In an exemplary embodiment, the source line (CN) 30 may be arranged in a plane between a plane containing the word line (WL) 28 and a plane containing the carrier injection line (EP) 34.

As further shown in FIG. 2, the P+ region 126 of the diode 14b may be coupled to the carrier injection line (EP) 34. The P+ region 126 may be formed of a semiconductor material (e.g., silicon) comprising acceptor impurities. For example, the P+ region 126 may be formed of a silicon material doped with boron impurities. In an exemplary embodiment, a plurality of P+ regions 126 may form a base of the memory cell array 20 or a single P+ region 126 may form the base of the memory cell array 20. Also, the P+126 may be made in the form of a P-well of a bulk substrate of the memory cell array 20.

In an exemplary embodiment, the P+ region 126 may be configured as an input region for charges to be stored in the P- region 122 of the memory cell 12. The charges to be stored in the P- region 122 of the memory cell 12 may be supplied by the carrier injection line (EP) 34 and input into the P- region 122 via the P+ region 126 and the N+ region 124.

The carrier injection line (EP) 34 may be formed of a polycide layer or a metal layer extending in a row direction of the memory cell array 20. For example, the carrier injection line (EP) 34 may extend horizontally in parallel to the word line (WL) 28 and/or the source line (CN) 30, and may be coupled to a plurality of memory cells 12 (e.g., a row of memory cells 12). For example, the carrier injection line (EP) 34 and the word line (WL) 28 and/or the source line (CN) 30 may be arranged in different planes and configured to be parallel to each other. In an exemplary embodiment, the carrier injection line (EP) 34 may be arranged in a plane below a plane containing the word line (WL) 28 and a plane containing the source line (CN) 30.

Referring to FIG. 3, there is shown a cross-sectional view and a schematic representation of at least a portion of the memory cell array 20 having a plurality of memory cells 12 in accordance with an embodiment of the present disclosure. As discussed above, each of the memory cells 12 may comprise a bipolar transistor 14a and a PN junction diode 14b coupled to each other. For example, the bipolar transistor 14a may be an NPN bipolar transistor or an PNP bipolar transistor. As illustrated in FIG. 3, the bipolar transistor 14a may be an NPN bipolar transistor and may share a common region (e.g., N-region) with the PN junction diode 14b. In another exemplary embodiment, the memory transistor 14a may be an PNP bipolar transistor and may share a common region (e.g., P-region) with the PN junction diode 14b.

Each memory cell 12 may be coupled to a respective word line (WL) 28, a respective source line (CN) 30, a respective bit line (EN) 32, and a respective carrier injection line (EP) 34. Data may be written to or read from a selected memory cell 12 by applying suitable control signals to a selected

word line (WL) 28, a selected source line (CN) 30, a selected bit line (EN) 32, and/or a selected carrier injection line (EP) 34. In an exemplary embodiment, each word line (WL) 28, source line (CN) 30, and carrier injection line (EP) 34 may extend horizontally parallel to each other in a row direction. 5 Each bit line (EN) 32 may extend vertically in a column direction perpendicular to each word line (WL) 28, source line (CN) 30, and/or carrier injection line (EP) 34.

In an exemplary embodiment, one or more respective bit lines (EN) 32 may be coupled to one or more data sense 10 amplifiers (not shown) of the data write and sense circuitry 36 to read data states of one or more memory cells 12 in the column direction. A data state may be read from one or more selected memory cells 12 by applying one or more control signals to the one or more selected memory cells 12 via a 15 selected word line (WL) 28, a selected source line (CN) 30, and/or a selected carrier injection line (EP) 34 in order to generate a voltage potential and/or a current in the one or more selected memory cells 12. The generated voltage potential and/or current may be output to the data write and 20 sense circuitry 36 via a corresponding bit line (EN) 32 in order to read a data state stored in each selected memory cell

In the event that a data state is read from a selected memory cell 12 via a selected bit line (EN) 32, then only the 25 bit line (EN) 32 may be coupled to the data sense amplifier of the data write and sense circuitry 36. In an exemplary embodiment, the data write and sense circuitry 36 may be configured on opposite sides of the memory cell array 20.

Also, a data state may be written to one or more selected 30 memory cells 12 by applying one or more control signals to the one or more selected memory cells 12 via a selected word line (WL) 28, a selected source line (CN) 30, a selected bit line (EN) 32, and/or a selected carrier injection line (EP) 34. The one or more control signals applied to the one or 35 more selected memory cells 12 via a selected word line (WL) 28, a selected source line (CN) 30, a selected bit line (EN) 32, and/or a selected carrier injection line (EP) 34 may control the bipolar transistor 14a and/or the diode 14b of state to each selected memory cell 12.

The source line (CN) 30 may be subcircuits 302 of the memory cell selection and control circuitry 38 (e.g., driver, inverter, and/or logic circuits). The carrier injection lines (EP) 34 may be driven by subcircuits of the memory cell 45 selection and control circuitry 38 (e.g., driver, inverter, and/or logic circuits). The subcircuits coupled to each carrier injection line (EP) 34 may be independent voltage drivers located within and/or integrated with the memory cell selection and control circuitry 38. To reduce an amount of area 50 required by the subcircuits of the memory cell selection and control circuitry 38, a plurality of carrier injection lines (EP) 34 of the memory cell array 20 may be coupled to a single subcircuit within the memory cell selection and control circuitry 38. In an exemplary embodiment, the subcircuits of 55 matic representation and control signal voltage waveforms the memory cell selection and control circuitry 38 may bias a plurality of carrier injection lines (EP) 34 coupled together to different voltage potentials and/or current levels (e.g., 0V, 1.0V, etc).

In an exemplary embodiment, during active operations 60 (e.g., read operation or write operation), the memory cell 12 (e.g., corresponding to bit line EN<0>32) located near the subcircuits (e.g., drivers) within the memory cell selection and control circuitry 38 may be activated before the memory cells 12 (e.g., correspond to bit lines EN<1>, EN<2>, and 65 EN<3>) located farther from the subcircuits (e.g., drivers) within the memory cell selection and control circuitry 38.

The memory cell 12 (e.g., corresponding to bit line EN<0> 32) located near the subcircuits (e.g., drivers) within the memory cell selection and control circuitry 38 may impact a voltage potential and/or current applied to the source line (CN) 30. For example, when control signals are applied to the memory cell 12 (e.g., corresponding to bit line EN<0> 32) located near the subcircuits (e.g., drivers) within the memory cell selection and control circuitry 38, thereby turning the bipolar transistor 14a of the memory cell 12 to an "ON" state, the actions performed by the bipolar transistor 14a of the memory cell 12 may impact a voltage potential and/or current applied to the source line (CN) 30 (e.g., raise or lower the voltage potential). Thus, the memory cell 12 (e.g., corresponding to bit line EN<0> 32) located near the subcircuits (e.g., drivers) within the memory cell selection and control circuitry 38 may impact an operation performed by the memory cells 12 located farther from the subcircuits (e.g., drivers) within the memory cell selection and control circuitry 38.

Referring to FIGS. 4A and 4B, there are shown a schematic representation and control signal voltage waveforms for performing a hold operation on a memory cell in accordance with an embodiment of the present disclosure. Prior to performing one or more active operations, control signals may be configured to perform a hold operation in order to maintain a data state (e.g., a logic high (binary "1" data state) or a logic low (binary "0" data state)) stored in the memory cell 12. In particular, the control signals may be configured to perform a hold operation in order to maximize a retention time of a data state (e.g., a logic low (binary "0" data state) and/or a logic high (binary "1" data state)) stored in the memory cell 12. Also, the control signals for the hold operation may be configured to eliminate or reduce activities or fields (e.g., electrical fields between junctions which may lead to leakage of charges) within the memory cell 12.

In an exemplary embodiment, during a hold operation, a negative voltage potential may be applied to the word line (WL) 28 that may be capacitively coupled to the P- region 122 of the memory cell 12, while a voltage potential applied each selected memory cell 12 in order to write a desired data 40 to the N+ region 120 may be maintained at approximately 0V. The voltage potential applied to the N+ region 124 may be the same as the voltage potential applied to the P+ region 126. For example, the negative voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the Pregion 122 of the memory cell 12) may be -1.0V, the voltage potentials applied to the N+ region 124 and the P+ region 126 may range between 0.7V to 1.0V. During the hold operation, the junction between the N+ region 124 and the P- region 122 and the junction between the N+ region 120 and the P- region 122 may be reverse biased in order to retain a data state (e.g., a logic high (binary "1" data state) or a logic low (binary "0" data state)) stored in the memory

> Referring to FIGS. 5A and 5B, there are shown a schefor performing a read operation on a memory cell in accordance with an embodiment of the present disclosure. In an exemplary embodiment, a read operation may involve control signals that are configured to read a data state (e.g., a logic low (binary "0" data state) and/or a logic high (binary "1" data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The control signals may be configured to predetermined voltage potentials to implement a read operation via the bit line (EN) 32. In an exemplary embodiment, a voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P- region 122) and/or a voltage potential

applied to the N+ region 124 via the source line (CN) 30 may be raised to predetermined voltage potentials in order to read a data state stored in each respective memory cell 12. For example, the voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P- region 122 of the 5 memory cell 12) may be raised to -0.5V from -1.0V, while the voltage potential applied to the N+ region 124 of the memory cell 12 via the source line (CN) 30 may be raised to 1.1V from 0.7V. The voltage potential applied to the carrier injection line (EP) 34 may be maintained at 0.7V.

11

In an exemplary embodiment, during the read operation, the voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P-region 122 of the memory cell 12) may be raised to -0.5V and the voltage potential applied to the source line (CN) 30 may be raised to 1.1V. Under such 15 biasing, the junction between the P- region 122 and the N+ region 120 may become forward biased. Also, under such biasing, the junction between the P- region 122 and the N+ region 124 may be reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a 20 forward bias threshold voltage, or a voltage potential at a p-diffusion region in the P- region 122 may be higher than a voltage potential at an n-diffusion region in the N+ region 124). A voltage potential or current may be generated when forward biasing the junction between the P- region 122 and 25 the N+ region 120. The voltage potential or current generated may be output to a data sense amplifier via the bit line (EN) 32 coupled to the N+ region 120. An amount of voltage potential or current generated may be representative of a data state (e.g., a logic low (binary "0" data state) and/or a 30 logic high (binary "1" data state)) stored in the memory cell **12**.

In an exemplary embodiment, when a logic low (e.g., binary "0" data state) is stored in the memory cell 12 (e.g., corresponding to bit line (EN<1>) 32), the junction between 35 the P-region 122 and the N+ region 120 may remain reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage, or a voltage potential at a p-diffusion region in the P- region 122 may be higher than a voltage potential at an 40 n-diffusion region in the N+ region 124). A small amount of voltage potential or current or no voltage potential or current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the P- region 122 and the N+ region 120 is reverse biased or weakly 45 forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the small amount of voltage potential or current or no voltage potential or current via the bit line (EN<1>) 32 coupled to the N+ region 120.

In another exemplary embodiment, when a logic high 50 (e.g., binary "1" data state) is stored in the memory cell 12 (e.g., corresponding to the bit line (EN<0>) 32), the junction between the P- region 122 and the N+ region 120 may be forward biased. A larger amount of voltage potential or current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the P-region 122 and the N+ region 120 is forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the larger amount of voltage potential or current via the bit line (EN<0>) 32 coupled to the N+ region 120.

During one or more active operations (e.g., read operation, write operation, sense operation, preparation to start/end operation, and/or refresh operation), voltage potentials may be applied to every memory cell 12 along an active row via a corresponding word line (WL) 28, a corresponding 65 source line (CN) 30, and/or a corresponding carrier injection line (EP) 34. However, while the active operations may be

12

performed on one or more selected memory cells 12 along the active row, one or more unselected memory cells 12 (e.g., corresponding to bit lines (EN<2>) and (EN<3>) 32) along the active row may experience a disturbance caused by the voltage potentials applied via the corresponding word line (WL) 28, the corresponding source line (CN) 30, and/or the corresponding carrier injection line (EP) 34 during the active operations. In order to reduce a disturbance experienced by the one or more unselected memory cells 12 (e.g., corresponding to bit lines (EN<2>) and (EN<3>) 32) along the active row, a masking operation may be performed on the one or more unselected memory cells 12.

In an exemplary embodiment, during a masking operation, a voltage potential may be applied to the one or more unselected memory cells 12 on an active row via corresponding bit lines (EN<2>) and (EN<3>) 32. The voltage potential applied via the corresponding bit lines (EN<2>) and (EN<3>) 32 to the one or more unselected memory cells 12 on the active row may be raised to a predetermined voltage potential. In an exemplary embodiment, the voltage potential applied to the corresponding bit lines (EN<2>) and (EN<3>) 32 associated with the one or more unselected memory cells 12 along the active row may be 1.1V in order to reduce a disturbance caused by the other voltage potentials applied during the active operations.

Referring to FIGS. 6A and 6B, there are shown a schematic representation and control signal voltage waveforms for performing a read operation on a memory cell in accordance with an alternative embodiment of the present disclosure. In an exemplary embodiment, a read operation may involve control signals that are configured to read a data state (e.g., a logic low (binary "0" data state) and/or a logic high (binary "1" data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The control signals may be configured to predetermined voltage potentials to implement a read operation via the bit line (EN) 32. In an exemplary embodiment, a voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P- region 122) may be raised to a predetermined voltage potential. A voltage potential applied to the N+ region 124 via the source line (CN) 30 may be maintained at a predetermined voltage potential in order to read a data state stored in the memory cell 12. For example, the voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P- region 122 of the memory cell 12) may be raised to -0.5V from -1.0V, while the voltage potential applied to the N+ region 124 of the memory cell 12 via the source line (CN) 30 may be maintained at 1.1V. The voltage potential applied to the carrier injection line (EP) 34 may be maintained at 1.0V.

Under such biasing, the junction between the P- region 122 and the N+ region 120 may become forward biased. Also, under such biasing, the junction between the P- region 122 and the N+ region 124 may be reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage, or a voltage potential at a p-diffusion region in the P- region 122 may be higher than a voltage potential at an n-diffusion region in the N+ region 124). A voltage potential or current may be generated when forward biasing the junction between the Pregion 122 and the N+ region 120. The voltage potential or current generated may be output to a data sense amplifier via the bit line (EN) 32 coupled to the N+ region 120. An amount of voltage potential or current generated may be representative of a data state (e.g., a logic low (binary "0" data state) and/or a logic high (binary "1" data state)) stored in the memory cell 12.

In an exemplary embodiment, when a logic low (e.g., binary "0" data state) is stored in the memory cell 12 (e.g., corresponding to the bit line (EN<1>) 32), the junction between the P- region 122 and the N+ region 120 may remain reverse biased or become weakly forward biased 5 (e.g., above a reverse bias voltage and below a forward bias threshold voltage, or a voltage potential at a p-diffusion region in the P- region 122 may be higher than a voltage potential at an n-diffusion region in the N+ region 124). A small amount of voltage potential or current or no voltage 10 potential or current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the P- region 122 and the N+ region 120 is reverse biased or weakly forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the small 15 amount of voltage potential or current or no voltage potential or current via the bit line (EN<1>) 32 coupled to the N+ region 120.

In another exemplary embodiment, when a logic high (e.g., binary "1" data state) is stored in the memory cell 12 20 (e.g., corresponding to the bit line (EN<O>) 32), the junction between the P- region 122 and the N+ region 120 may be forward biased. A larger amount of voltage potential or current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the P- 25 region 122 and the N+ region 120 is forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the larger amount of voltage potential or current via the bit line (EN<O>) 32 coupled to the N+ region 120.

During one or more active operations (e.g., read opera-30 tion, write operation, sense operation, preparation to start/ end operation, and/or refresh operation), voltage potentials may be applied to every memory cell 12 along an active row via a corresponding word line (WL) 28, a corresponding source line (CN) 30, and/or a corresponding carrier injection 35 line (EP) 34. However, while the active operations may be performed on one or more selected memory cells 12 along the active row, one or more unselected memory cells 12 (e.g., corresponding to bit lines (EN<2>) and (EN<3>) 32) along the active row may experience a disturbance caused 40 by the voltage potentials applied via the corresponding word line (WL) 28, the corresponding source line (CN) 30, and/or the corresponding carrier injection line (EP) 34 during the active operations. In order to reduce a disturbance experienced by the one or more unselected memory cells 12 (e.g., 45 corresponding to bit lines (EN<2>) and (EN<3>) 32) along the active row, a masking operation may be performed on the one or more unselected memory cells 12.

In an exemplary embodiment, during a masking operation, a voltage potential may be applied to the one or more 50 unselected memory cells **12** on an active row via corresponding bit lines (EN<2>) and (EN<3>) **32**. The voltage potential applied via the corresponding bit lines (EN<2>) and (EN<3>) **32** to the one or more unselected memory cells **12** on the active row may be raised to a predetermined 55 voltage potential. In an exemplary embodiment, the voltage potential applied to the corresponding bit lines (EN<2>) and (EN<3>) **32** associated with the one or more unselected memory cells **12** along the active row may be 1.1V in order to reduce a disturbance caused by the other voltage potentials applied during the active operations.

Referring to FIGS. 7A and 7B, there are shown a schematic representation and control signal voltage waveforms for performing a write logic high (e.g., binary "1" data state) operation on a memory cell in accordance with an embodiment of the present disclosure. The write logic high (e.g., binary "1" data state) operation may involve control signals

14

that are configured to perform a write logic high (e.g., binary "1" data state) operation to one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. For example, the write logic high (e.g., binary "1" data state) operation may be performed on one or more selected rows of the memory cell array 20 or the entire memory cell array 20.

In an exemplary embodiment, during the write logic high (e.g., binary "1" data state) operation, a voltage potential applied to the N+ region 120 of a selected memory cell 12 via a corresponding bit line (EN) 32 may be maintained at 0V, a voltage potential applied to the P+ region 126 of the selected memory cell 12 via a corresponding carrier injection line (EP) 34 may be maintained at 0.7V, and a voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P- region 122) may be raised to -0.5V from -1.0V. Simultaneously to or subsequent to raising a voltage potential applied to the word line (WL) 28, a voltage potential applied to the source line (CN) 30 may be lowered to 0V from 0.7V.

Under such biasing, the junction between the N+ region 120 and the P- region 122 may be reverse biased and the junction between the P+ region 126 and the N+ region 124 may become forward biased. A logic high (e.g., binary "1" data state) may be written to the P- region 122 (e.g., majority charge carriers injected into the P- region 122 from the P+ region 126 via the N+ region 124) via the forward biased junction between the P+ region 126 and the N+ region 124. As more majority charge carriers accumulate in the P- region 122, the voltage potential at the P- region 122 may increase to approximately 0.7V to 1.0V above the voltage potential at the N+ region 124. A sufficient amount of majority charge carriers may be injected into the P- region 122 to represent that a logic high (e.g., binary "1" data state) is stored in the memory cell 12.

Referring to FIGS. 8A and 8B, there are shown a schematic representation and control signal voltage waveforms for performing a write logic high (e.g., binary "1" data state) operation on a memory cell in accordance with an alternative embodiment of the present disclosure. The write logic high (e.g., binary "1" data state) operation may involve control signals that are configured to perform a write logic high (e.g., binary "1" data state) operation on one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. For example, the write logic high (e.g., binary "1" data state) operation may be performed on one or more selected rows of the memory cell array 20 or the entire memory cell array 20.

In an exemplary embodiment, during the write logic high (e.g., binary "1" data state) operation, a voltage potential applied to the N+ region 120 of a selected memory cell 12 via a corresponding bit line (EN) 32 may be maintained at 0V, a voltage potential applied to the P+ region 126 of the selected memory cell 12 via a corresponding carrier injection line (EP) 34 may be maintained at 1.0V, and a voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P- region 122) may be raised to -0.7V from -1.0V. Simultaneously to or subsequent to raising a voltage potential applied to the word line (WL) 28, a voltage potential applied to the source line (CN) 30 may be lowered to 0.3V from 1.0V.

Under such biasing, the junction between the N+ region 120 and the P- region 122 may be reverse biased and the junction between the P+ region 126 and the N+ region 124 may become forward biased. A logic high (e.g., binary "1" data state) may be written to the P- region 122 (e.g., majority charge carriers injected into the P- region 122 from

the P+ region 126 via the N+ region 124) via the forward biased junction between the P+ region 126 and the N+ region 124. As more majority charge carriers accumulate in the P- region 122, the voltage potential at the P- region 122 may increase to approximately 0.7V to 1.0V above the voltage potential at the N+ region 124. A sufficient amount of majority charge carriers may be injected into the P- region 122 to represent that a logic high (e.g., binary "1" data state) is stored in the memory cell 12.

Referring to FIGS. 9A and 9B, there are shown a schematic representation and control signal voltage waveforms for performing a write logic low (e.g., binary "0" data state) operation on a memory cell in accordance with an embodiment of the present disclosure. For example, a write logic low (e.g., binary "0" data state) operation may involve control signals that are configured to perform one or more write operations on one or more selected memory cells 12. For example, the write logic low (e.g., binary "0" data state) operation may be performed on one or more selected performed on one or more selected memory cells 12 after a write logic high (e.g., binary "1" data state) operation in order to deplete majority charge carriers that may have accumulated in the P- regions 122 of the one or more selected memory cells 12.

In an exemplary embodiment, a voltage potential applied 25 to the N+ region 120 via the bit line (EN("0")) 32 may be maintained at 0V in order to perform the write logic low (e.g., binary "0" data state) operation. A voltage potential applied to the N+ region 124 via the source line (CN) 30 may be raised to 1.1V from 0V in order to perform a write logic 30 low (e.g., binary "0" data state) operation. Subsequent to or simultaneously to raising the voltage potential applied to the N+ region 124 via the source line (CN) 30, a voltage potential applied to the word line (WL) 28 may be raised to approximately 0.5V from -1.0V.

Under such biasing, the junction between the N+ region 120 and the P- region 122 may become forward biased. The junction between the N+ region 124 and the P- region 122 may become reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a 40 forward bias threshold voltage, or a voltage potential at a p-diffusion region in the P- region 122 may be higher than a voltage potential at an n-diffusion region in the N+ region 124). Majority charge carriers that may have accumulated in the P- region 122 during a write logic high (e.g., binary "1" 45 data state) operation may be removed via the forward biased junction between the N+ region 120 and the P- region 122. After removing the majority charge carriers from the P- region 122, a logic low (e.g., binary "0" data state) may be written to the memory cell 12.

In order to maintain a logic high (e.g., binary "1" data state) in one or more unselected memory cells 12 during the write logic low (e.g., binary "0" data state) operation, a masking operation may be performed on the one or more unselected memory cells 12. For example, a voltage poten- 55 tial applied to the N+ region 120 via a bit line (EN("1")) 32 of the one or more unselected memory cells 12 may be raised to 1.1V from 0.7V or higher (e.g., 1.2V) in order to prevent the depletion of majority charge carriers accumulated in the P- region 122. Under such biasing, the junction 60 between the N+ region 120 and the P- region 122 may not be forward biased and the junction between the P- region 122 and the N+ region 124 may not be forward biased in order to prevent the depletion of majority charge carriers accumulated in the P- region 122 so as to allow the logic 65 high (e.g., binary "1" data state) to be maintained in the memory cell 12.

16

Referring to FIGS. 10A and 10B, there are shown a schematic representation and control signal voltage waveforms for performing a write logic low (e.g., binary "0" data state) operation on a memory cell in accordance with an alternative embodiment of the present disclosure. For example, a write logic low (e.g., binary "0" data state) operation may involve control signals that are configured to perform one or more write operations on one or more selected memory cells 12. For example, the write logic low (e.g., binary "0" data state) operation may be performed on one or more selected memory cells 12 after a write logic high (e.g., binary "1" data state) operation in order to deplete majority charge carriers that may have accumulated in the P- regions 122 of the one or more selected memory cells 12.

In an exemplary embodiment, a voltage potential applied to the N+ region 120 via the bit line (EN("0")) 32 may be maintained at 0V in order to perform the write logic low (e.g., binary "0" data state) operation. A voltage potential applied to the N+ region 124 via the source line (CN) 30 may be maintained at 1.0V in order to perform a write logic low (e.g., binary "0" data state) operation. A voltage potential applied to the P+ region 126 via the carrier injection line (EP) 34 may be maintained at 1.0V. A voltage potential applied to the word line (WL) 28 may be raised to approximately 0.5V from -1.0V.

Under such biasing, the junction between the N+ region 120 and the P- region 122 may become forward biased. The junction between the N+ region 124 and the P- region 122 may become reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage, or a voltage potential at a p-diffusion region in the P- region 122 may be higher than a voltage potential at an n-diffusion region in the N+ region 124). Majority charge carriers that may have accumulated in 35 the P- region 122 during a write logic high (e.g., binary "1" data state) operation may be removed via the forward biased junction between the N+ region 120 and the P- region 122. After removing the majority charge carriers from the P- region 122, a logic low (e.g., binary "0" data state) may be written to the memory cell 12.

In order to maintain a logic high (e.g., binary "1" data state) in one or more unselected memory cells 12 during the write logic low (e.g., binary "0" data state) operation, a masking operation may be performed on the one or more unselected memory cells 12. For example, a voltage potential applied to the N+ region 120 via a bit line (EN("1")) 32 of the one or more unselected memory cells 12 may be raised to 1.0V from 0V or higher (e.g., 1.2V) in order to prevent the depletion of majority charge carriers accumulated in the P- region 122. Under such biasing, the junction between the N+ region 120 and the P- region 122 may not be forward biased and the junction between the P- region 122 and the N+ region 124 may not be forward biased in order to prevent the depletion of majority charge carriers accumulated in the P- region 122 so as to allow the logic high (e.g., binary "1" data state) to be maintained in the memory cell 12.

At this point it should be noted that providing a direct injection semiconductor memory device in accordance with the present disclosure as described above typically involves the processing of input data and the generation of output data to some extent. This input data processing and output data generation may be implemented in hardware or software. For example, specific electronic components may be employed in a direct injection semiconductor memory device or similar or related circuitry for implementing the functions associated with providing a direct injection semi-

conductor memory device in accordance with the present disclosure as described above. Alternatively, one or more processors operating in accordance with instructions may implement the functions associated with providing a direct injection semiconductor memory device in accordance with 5 the present disclosure as described above. If such is the case, it is within the scope of the present disclosure that such instructions may be stored on one or more processor readable media (e.g., a magnetic disk or other storage medium), or transmitted to one or more processors via one or more 10 signals embodied in one or more carrier waves.

The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be appar- 15 ent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Further, although the present disclosure has been described herein in the context 20 of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the present disclosure may be beneficially implemented in any number of environments for any number of purposes. 25 Accordingly, the claims set forth below should be construed in view of the full breadth and spirit of the present disclosure as described herein.

The invention claimed is:

- 1. A direct injection semiconductor memory device comprising:
 - a first region coupled to a bit line;
 - a second region coupled to a source line;
 - a body region spaced apart from and capacitively coupled to a word line, wherein the body region is electrically floating and disposed between the first region and the second region, wherein the first region, the body region, the second region are arranged in a sequential contiguous manner; and
 - a substrate coupled to a carrier injection line, wherein the second region is disposed directly on the substrate, and wherein the body region is disposed directly on the second region opposite the substrate.
- 2. The direct injection semiconductor memory device of claim 1, wherein the first region and the second region have a common first doping polarity.
- 3. The direct injection semiconductor memory device of claim 2, wherein the first region and the second region are doped with donor impurities.
- **4**. The direct injection semiconductor memory device of claim **2**, wherein the first region and the second region are doped with acceptor impurities.

18

- **5**. The direct injection semiconductor memory device of claim **2**, wherein the first region and the second region have different doping concentrations.
- **6**. The direct injection semiconductor memory device of claim **2**, wherein the body region and the substrate have a common second doping polarity.
- 7. The direct injection semiconductor memory device of claim 6, wherein the body region and the substrate are doped with donor impurities.
- **8**. The direct injection semiconductor memory device of claim **6**, wherein the body region and the substrate are doped with acceptor impurities.
- **9**. The direct injection semiconductor memory device of claim **6**, wherein the body region and the substrate have different doping concentrations.
- 10. The direct injection semiconductor memory device of claim 1, wherein the first region, the body region, and the second region form a bipolar transistor.
- 11. The direct injection semiconductor memory device of claim 10, wherein the bipolar transistor is an NPN transistor.
- 12. The direct injection semiconductor memory device of claim 10, wherein the bipolar transistor is a PNP transistor.
- 13. The direct injection semiconductor memory device of claim 1, wherein the second region and the substrate form a PN junction diode.
- 14. The direct injection semiconductor memory device of claim 1, wherein the first region, the body region, and the second region are formed in a sequential contiguous vertical structure substantially perpendicular to a plane formed by the substrate.
- 15. The direct injection semiconductor memory device of claim 1, wherein the word line is disposed on at least two opposing sides of the memory cell.
- **16**. The direct injection semiconductor memory device of claim **1**, wherein the source line and the bit line are disposed on opposite sides of the memory cell.
- 17. The direct injection semiconductor memory device of claim 1, wherein the source line is disposed on at least two opposing sides of the memory cell.
- 18. The direct injection semiconductor memory device of claim 1, wherein the second region is configured at least in part as a planar base region upon which the first region and the body region are formed in a sequential contiguous vertical structure substantially perpendicular to the planar base region.
- 19. The direct injection semiconductor memory device of claim 18, wherein the planar base region is formed directly on the substrate.
- 20. The direct injection semiconductor memory device of claim 18, wherein the planar base region is shared by at least one additional direct injection semiconductor memory device.

* * * * *